

# CLOCK SYNCHRONIZATION CIRCUIT AND SEMICONDUCTOR DEVICE

## FIELD OF THE INVENTION

5 [0001]

This invention relates to a clock synchronization circuit and, more particularly, to a clock synchronization circuit having a BDD (Bi-Directional Delay) circuit which is retained to be convenient when used for a circuit for synchronizing a data output of a DDR-SDRAM (double  
10 data rate synchronous DRAM) to a clock signal, and to a semiconductor device having the clock synchronization circuit.

## BACKGROUND OF THE INVENTION

[0002]

Fig.9A shows an illustrative circuit configuration of a clock  
15 synchronization circuit which has a BDD (Bi-Directional Delay) circuit, also termed a bi-directional type delay circuit, as a delay circuit. Fig.9B shows an operation of the circuit shown in Fig.9A. Referring to Fig.9A, the clock synchronization circuit is made up by a clock buffer (CLKB) 401 which receives an external clock signal (CLK) and a  
20 complementary signal (/CLK) thereof to output an internal clock signal (ICLK), a replica circuit (REP) 402 which receives and delays the internal clock signal (ICLK) to output a delayed signal, a phase selection circuit (PHR) 403 which receives the internal clock signal (ICLK) to output first and second control signals (PHA and PHB) for phase  
25 selection, a control circuit (CSA) 404, a control circuit (CSB) 405, a

delay circuit string of the BDDA configuration (BDDA) 406, a delay circuit string of the BDDA configuration (BDDB) 407, a multiplexer 408 (MUX), which receives outputs of the delay circuit string (BDDA) 406 and the delay circuit string (BDDB) 407 for multiplexing into one output, and an output circuit (output buffer circuit) (DOB) 409. This output circuit (DOB) 409, which is an output circuit in a synchronous DRAM, also termed an SDRAM, receives a clock signal output from the multiplexer 408 (MUX) to output data (readout data) at a data output terminal (DQ) in synchronism with edges of the clock signal. The delay time  $t_{REP}$  of the replica circuit (REP) 402 is set so as to be equal to the sum of the delay time  $t_1$  of the clock buffer 401 and the delay time  $t_2$  of the multiplexer 408 and the output circuit (DOB) 409. That is,

$$t_{REP} = t_1 + t_2$$

...(1).

[0003]

Meanwhile, since the delay of the control circuit (CSA) 404 and the delay of the control circuit (CSB) 405 (delay as from a transition edge of the internal clock signal (ICLK) until the turn control signal (AFWD/ABWD) or the delay as from the output (STO) of the replica circuit 402 until the input AOA/AOB of the delay circuit strings 406 and 407 of the BDD configuration) is small as compared to the delay  $t_1$  and  $t_2$  and is not relevant to the structure and the operation of the present invention, these are disregarded in the following description.

[0004]

If, in Fig.9A, attention is directed to the phase A composed of the

control circuit (CSA) 404 and the delay circuit string (BDDA) 406, the rising edge (R0) of the external clock signal (CLK) is output as a signal (ST0) through the clock buffer (CLKB) 401 (delay time =  $t_1$ ) and the replica circuit (REP) 402 (delay time  $t_{REP} = t_1 + t_2$ ) so as to be output

5 from the control circuit (CSA) 404 as a signal (AOA). This signal (AOA) is supplied to an input terminal of the delay circuit string (BDDA) 406. On selection of the phase A, the control signal (PHA) from the phase selection circuit (PHR) 403 is activated. The control circuit (CSA) 404 is supplied with the signal (ST0) from the replica

10 circuit (REP) 402 to output the received signal as the signal AOA. The turn control signal AFWD/ABWD, output from the control circuit (CSA) 404, represents the forward direction. The edge of the clock input to the delay circuit string 406 via input terminal proceeds in one direction (rightward direction in the drawing). At a time point the clock edge has

15 proceeded through the inside of the delay circuit string 406 a certain predetermined time by the turn control signal (AFWD/BFWD) generated in the control circuit (CSA) 404 responsive to the rising edge (R1) of the external clock signal (CLK), the proceeding direction of the clock edge is reversed. Thus, the clock edge proceeds towards left in the drawing

20 and presents itself at an output (BOB) of the delay circuit string (BDDB) 407. The time as from the inputting of the clock edge at the input terminal of the delay circuit string 406 until a turn is equal to the time as from the turn until the outputting at the output terminal of the delay circuit string 406 (this time is indicated by  $[t_{BDD}]$  in Fig.9B). This

25 represents a basic characteristic of the delay circuit string of the BDD

configuration, as disclosed for example in the Japanese Patent Kokai Publication JP-A-11-66854. The edge output by the delay circuit string 406 is supplied through the multiplexer 408 (MUX) to the output circuit (DOB) 409. The output circuit (DOB) 409 then outputs data at the  
 5 output terminal (DQ) in synchronism with an edge of the supplied clock edge.

[0005]

The time as from the rising edge (R1) of the external clock signal (CLK) until the outputting of data from the output terminal (DQ) may be  
 10 calculated to be equal to

$$T + t_{BDD} + t_2.$$

[0006]

On the other hand, the following equation:

$$t_1 + t_{REP} + t_{BDD} = t_{CK} + t_1$$

15 ...(2)

holds for the time as from the rising edge R0 of the external clock signal (CLK) until the turn at the delay circuit string 406.

[0007]

If  $t_{REP} = t_1 + t_2$  of the above equation (1) is taken into account,  
 20 then we have:

$$t_1 + t_{BDD} + t_2 = t_{CK}$$

...(3).

[0008]

That is, when the phase A is selected, the outputting of the data  
 25 from the data output terminal (DQ) occurs in synchronism with the rising

edge (r2) of the external clock signal (CLK).

[0009]

The same applies for the operation of the phase B composed of the control circuit (CSB) 405 and the delay circuit string (BDDDB) 407, such that data outputting from the data output terminal (DQ) occurs in synchronism with the rising edge (R3) of the external clock signal (CLK).

[0010]

By alternately switching between the phase A and the phase B at each cycle of the external clock signal (CLK) by the control signal (PHA) and the control signal (PHB), output from the phase selection circuit (PHR) 403, data can be output from the data output terminal (DQ) in synchronism with all of the rising edges of the external clock signal (CLK).

[0011]

Recently, the increasing rate in the operating speed of the DDR (Double Data Rate) -SDRAM is significant, such that the operating frequency of the entire DDR-SDRAM has come to be limited by the upper limit of the operating frequency of the BDD circuit (reciprocal of the clock period tCK).

[0012]

That is, as for the delay time tBDD of the delay circuit strings 406 and 407 (time which elapses as from the inputting until the turn), in Fig.9A, there is a lower limit tBDDmin determined by the characteristic of the delay circuit string, typically 0.3 ns to 0.5 ns and,

since we have a following equation

$$t_{BDD} = t_{CK} - (t_1 + t_2) = t_{CK} - t_{REP}$$

...(4)

the following condition must be satisfied:

5  $t_{CK} > t_{BDDmin} + t_{REP}$

...(5)

[0013]

For example, if  $t_{REP}$  is 5 ns and  $t_{BDDmin}$  is 0.5 ns, we have:

$$t_{CK} > 5.5 \text{ ns}$$

10 as a result of which, the operating frequency of the DDR-SDRAM cannot be raised to higher than about 180 MHz.

[0014]

Thus, if it is desired to further raise the operating speed of the DDR-SDRAM, loaded with a delay circuit string of the BDD circuit configuration, the lower limit of the clock period  $t_{CK}$  of the BDD delay

15 circuit string needs to be lowered further.

[0015]

In order to meet this request, there is proposed in for example the Japanese Patent Kokai Publication JP-A-11-66854 a four-phase

20 configuration in which a phase C and a phase D are further provided in addition to the phases A and D. This configuration is shown in Fig.10 and includes a clock buffer (CLKB) 501 which receives complementary external clock signals (CLK and /CLK) to output an internal clock signal (ICLK), a replica circuit (REP) 502 which receives the internal clock

25 signal (ICLK), a phase selection circuit (PHR) 503 which receives the

internal clock signal (ICLK) to output control signal for phase selection PHA, PHB, PHC and PHD, a control circuit (CSA) 504, a control circuit (CSB) 505, a control circuit (CSC) 506, a control circuit (CSD) 507, a delay circuit string (BDDA) 508, a delay circuit string (BDDB) 509, a delay circuit string (BDDC) 510, a delay circuit string (BDDD) 511, a multiplexer (MUX) 512 for switching between the outputs of the delay circuit string (BDDA) 508 to the delay circuit string (BDDD) 511, and an output circuit (DOB) 513, as shown in Fig.10.

[0016]

Fig.11 is a timing diagram for illustrating the operation of the structure shown in Fig.10. If attention is directed to the operation of the phase A, a rising edge R0 of the external clock signal (CLK) is turned around by a turn control signal AFWD/ABWD, which is generated from a rising edge R2, and data is output in synchronism with an edge R4. The same may be said of the phases B to D, that is, data may be output in synchronism with the totality of the rising edges by sequentially actuating the respective phases every CLK cycle.

[0017]

As may be seen from Fig.11, we have:

$$t_{BDD} = 2t_{CK} - t_{REP}$$

...(6)

and

$$t_{CK} > (t_{BDDmin} + t_{REP})/2$$

...(7)

so that, as compared to the configuration shown in Fig.9, operation is

possible up to 1/2 of the clock period  $t_{CK}$  (that is, up to 2.75 ns in the above numerical example).

## SUMMARY OF THE DISCLOSURE

[0018]

5            If the scale of an additional circuit, required in the configuration shown in Fig.10, is scrutinized, it is necessary, for achieving the four-phase operation, to provide two control circuits CSC and CSD and two delay circuit strings BBDC and BDDD, in addition to the configuration shown in Fig.9.

10 [0019]

If the maximum delay time of the BDD delay string, necessary for realizing the maximum cycle time  $t_{CKmax}$ , is  $t_{BDDmax}$ , in the illustrative structure shown in Fig.9, we have:

$$t_{BDDmax} = t_{CKmax} - t_{REP}$$

15 \cdots(8)

whereas, in an illustrative structure shown in Fig.10, we have:

$$t_{BDDmax} = 2 t_{CKmax} - t_{REP}$$

... (9)

so that the number of stages of the delay circuit strings of the BDD  
20 structure necessary for realizing equivalent maximum cycle time  
tCKmax is increased.

[0020]

Since the area of the delay circuit string of the BDD configuration takes up a significant proportion of the entire clock synchronization circuit, shown in Figs.9 and 10, the increasing circuit



scale of this circuit portion leads to an increasing overhead with respect to the chip area.

[0021]

Moreover, since the power dissipation when the semiconductor  
5 device is operating at the same clock period is approximately proportional to the circuit scale, the increasing power consumption also poses a problem.

[0022]

Additionally, with the structure shown in Fig.10, there is further  
10 raised a problem that, if the speed of the DDR-SDRAM is further increased, such that demand is raised for the operation at a still higher frequency, this demand cannot be coped with.

[0023]

Accordingly, it is an object of the present invention to provide a  
15 clock synchronization circuit which is free of the above-mentioned problems, which is of a small area and which is able to operate at a higher frequency and a lower power consumption, and a semiconductor device provided with the clock synchronization circuit.

[0024]

20 The above and other objects are attained by a clock synchronization circuit in accordance with an aspect of the present invention, which comprises first and second bidirectional delay circuit strings configured so that each circuit string has an input terminal and an output terminal, an edge of a clock signal input at the input terminal  
25 proceeds in one direction and then is reversed in its proceeding direction,

based on a turn control signal generated on the basis of an edge of a clock signal next following the input clock signal, the clock edge proceeding in the direction reverse to the one direction, over a time equal to the time during which the clock edge has proceeded in the one direction, so as to be output at the output terminal, a first pre-stage delay circuit and a first post-stage delay circuit each of the variable delay time arranged at a pre-stage and at a post-stage of the first bidirectional delay circuit string, respectively, a second pre-stage delay circuit and a second post-stage delay circuit each of the variable delay time arranged at a pre-stage and at a post-stage of the second bidirectional delay circuit string, respectively, a multiplexing circuit for receiving output signals of the first and second post-stage delay circuits to output a multiplexed signal of the output signals of the first and second post-stage delay circuits, and a delay time setting circuit for performing control for variably setting the delay time of the first and second pre-stage delay circuits and the delay time of the first and second post-stage delay circuits, wherein the input clock signal is supplied common to the input terminals of the first and second pre-stage delay circuits, and wherein the clock synchronization circuit further comprises phase selection controlling means for alternately selecting a first path including the first pre-stage delay circuit, the first bi-directional delay circuit string and the first post-stage delay circuit string and a second path including the second pre-stage delay circuit, the second bi-directional delay circuit string and the second post-stage delay circuit string, in an interval of a preset cycle of the clock signal.

[0025]

The clock synchronization circuit according to the present invention further comprises a first delay circuit having an input terminal and an output terminal and receiving the clock signal at the input terminal to delay the clock signal a preset delay time to output the so  
5 delayed clock signal at the output terminal, wherein the clock signal output from the output terminal of the first delay circuit is supplied in common to the input terminals of the first and second pre-stage delay circuits.

10 [0026]

The clock synchronization circuit according to the present invention further comprises a first buffer circuit, to an input terminal of which the clock signal input to the clock synchronization circuit is supplied, an output terminal of the first buffer circuit being connected to  
15 the input terminal of the first delay circuit, and an output circuit for outputting an output signal at the signal output terminal, based on the output signal of the multiplexing circuit. The delay time of the first delay circuit is equal to the sum of the delay time of the first buffer circuit, the delay time of the multiplexing circuit and the delay time of  
20 the output circuit.

[0027]

According to the present invention, the delay time setting circuit includes means for setting the delay time of the first and second pre-stage delay circuits and the delay time of the first and second post-stage  
25 delay circuits depending on the period of the clock signal and the delay

time of the first delay circuit. According to the present invention, if the minimum delay time from the inputting until the turning around in each of the first and second bidirectional delay circuit strings is  $t_{BDDmin}$ , one period of the clock signal is  $t_{CK}$ , the delay time of the first delay  
 5 circuit is  $t_{REP}$ , the delay time of the first and second pre-stage delay circuits and the delay time of the first and second post-stage delay circuits are the same delay time  $t_{PPD}$ , and  $n$  is an integer not less than 2, the delay time setting circuit including means for setting the delay time  
 10 first and second post-stage delay circuits so that  $t_{PPD}$  satisfies the relationship given as following inequalities:

$$t_{BDDnin} < n \times t_{CK} - (t_{PPD} + t_{REP}) < t_{CK}.$$

[0028]

According to the present invention, the first and second pre-stage  
 15 delay circuits and the first and second post-stage delay circuits in the clock synchronization circuit each include a signal input terminal, a signal output terminal, a plurality of control signal input terminals supplied with a plurality of tap selection signals from the delay time setting circuit, a first stage selection circuit for selecting one of the  
 20 clock signal supplied from the signal input terminal and a signal of a fixed logic value is selected in accordance with the value of the corresponding first tap selection signal, and a plurality of unit delay circuits connected in cascade connection and arranged downstream of the first stage of the selection circuits. Each unit delay circuit includes a  
 25 delay element supplied with an output of the selection circuit of the

previous stage, and a selection circuit selecting one of the clock signal supplied from the signal input terminal and the output of the delay element, based on the value of the corresponding tap selection signal. The clock signal supplied from the signal input terminal is transmitted  
5 from the selection circuit of the unit delay circuit corresponding to the selected tap selection signal to the delay element of the unit delay circuit of the next stage and output from the signal output terminal through the unit delay circuit inserted between the unit delay circuit of the next stage and the signal output terminal.

10 [0029]

According to the present invention, the delay time setting circuit includes a first frequency dividing circuit for frequency-dividing the input clock signal by  $2^n$  and for outputting the frequency-divided signal, a second delay circuit supplied with a frequency-divided signal output  
15 from the first frequency dividing circuit (referred to as [first frequency-divided signal] and for delaying the first frequency-divided signal a delay time equal to the delay time of the first delay circuit to output the so delayed signal, a first delay adding circuit supplied with an output signal of the second delay circuit and adding a preset delay time to the  
20 signal to output the resulting signal, a plurality of stages of delay elements, forming a delay line, and supplied with an output signal of the first delay adding circuit, a plurality of latch circuits for sampling the output signals of the plural stages of the delay elements, based on the first frequency-divided signal output from the first frequency dividing  
25 circuit, and outputting the resulting sampled signal, and a logic circuit

supplied with output signals of the plural latch circuits and for detecting a transition edge of a signal transmitted on the delay line based on the results of sampling by the latch circuits to generate the tap selection signal.

5           Still other objects and advantages of the present invention will become readily apparent to those skilled in this art from the following detailed description in conjunction with the accompanying drawings wherein only the preferred embodiments of the invention are shown and described, simply by way of illustration of the best mode contemplated  
10 of carrying out this invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawing and description are to be regarded as illustrative in nature, and not as restrictive.

## 15   BRIEF DESCRIPTION OF THE DRWINGS

Fig.1 shows the arrangement of a first embodiment of the present invention.

Fig.2 shows the structure of a pre-delay circuit and a post-delay circuit of the first embodiment of the present invention.

20           Fig.3 shows an arrangement of a tap selection circuit of the first embodiment of the present invention.

Fig.4 is a timing chart for illustrating the operation of the tap selection circuit of the first embodiment of the present invention.

Fig.5 is a timing chart for illustrating the operation of the first  
25 embodiment of the present invention.

Fig.6 shows the configuration of a tap selection circuit of a second embodiment of the present invention.

Fig.7 is a timing chart for illustrating the operation of the tap selection circuit of a second embodiment of the present invention.

5 Fig.8 is a timing chart for illustrating the operation of the tap selection circuit of a second embodiment of the present invention.

Fig.9A shows an arrangement of a conventional clock synchronization circuit and Fig.9B is a timing chart for illustrating the operation of the circuit of Fig.9A.

10 Fig.10 shows an arrangement of a conventional clock synchronization circuit.

Fig.11 is a timing chart for illustrating the operation of the conventional clock synchronization circuit of Fig.10.

#### PREFERRED EMBODIMENTS OF THE INVENTION

15 [0030]

A preferred embodiment of the present invention is now explained. According to the present invention, a pre-delay circuit and a post-delay circuit are provided ahead and at back of a delay circuit string of the BDD (Bi-Directional Delay) configuration. The delay time tPPD  
20 is set for satisfying the relation:

$$t_{BDDmin} < n \cdot t_{CK} - (t_{PPD} + t_{REP}) < t_{CK}$$

...(10).

[0031]

where n is a lock mode and is an integer not less than two, tCK is  
25 a period of a replica circuit, tREP is the delay time of the replica circuit,

and  $t_{BDDmin}$  is the minimum delay time (as from the inputting until the turning around in the delay circuit string) for which the BDD delay circuit string operates as regularly.

[0032]

5 Referring to Fig.1, a clock synchronization circuit, in accordance with an embodiment of the present invention, includes, in addition to a circuit configuration shown in Fig.9, which comprises a clock buffer (CLKB) 101, a replica circuit (REP) 102, a phase selection circuit (PHR) 103, a control circuit (CSA) 104, a control circuit (CSB) 105, a delay  
10 circuit string (BDDA) 106, a delay circuit string (Bddb) 107, a multiplexer 108 (MUX), and an output circuit (DOB) 109, a pre-delay circuit (PREA) 110, a pre-delay circuit (PREB) 111, a post-delay circuit (POSTA) 112, a post-delay circuit (POSTB) 113 and a delay time setting circuit (PPDC) 114.

15 [0033]

The delay time setting circuit (PPDC) 114 changes over tap selection signals  $TS_0$  to  $TS_m$ , so that the delay time  $t_{PPD}$  of the pre-delay circuits 110 and 111 and the post-delay circuits 112 and 113 satisfy the above equation (10).

20 [0034]

With this configuration, the timing when the lock mode  $n$  is set to for example 2 is such that the clock access path, that is the delay time as from the receiving of the clock signal through the clock buffer (CLKB) 101, control circuit (CSA) 104, delay circuit string (BDDA) 106 (a turn),  
25 post-delay circuit (POSTA) 112 and the multiplexer 108 (MUX) to the



data output terminal (DQ) of the output circuit (DOB) 109, is just equal to twice the clock period  $t_{CK}$  of the external clock signal (CLK), such that data is output at the data output terminal (DQ) in synchronism with the clock edge, as shown in Fig.5,

5 [0035]

In Fig.5, the delay time  $t_{BDD}$  of the delay circuit string (BDDA) 106 is equal to

$$2t_{CK} - (t_{PPD} + t_{REP})$$

...(11).

10 [0036]

Thus, from the above condition (10) ( $t_{PPD}$  being set for satisfying the relation  $t_{BDDmin} < 2 t_{CK} - (t_{PPD} + t_{REP})$ , it is guaranteed that the delay time  $t_{BDD}$  is larger than the smallest delay time  $t_{BDDmin}$ .

15 [0037]

Moreover, since the delay circuit string (BDDA) 106 and the delay circuit string (BDDB) 107 operate once every two cycles and, from the above condition,

$$t_{BDD} < t_{CK}$$

20

...(12)

it is guaranteed that two consecutive operating periods are not overlapped with each other, that is, that signals do not collide with each other on the delay strings.

[0038]

25 Thus, with the above-described structure of the present invention,

only two delay circuit strings (as the number of phases) are required, such that the operation of the lock mode n can be performed.

[0039]

Moreover, according to the present invention, the clock  
5 synchronization circuit with a short minimum operating period  $t_{CKmin}$  can be realized with the small area and low power consumption

[0040]

For further detailed explanation of the above-described embodiment, preferred embodiments of the present invention are now  
10 explained with reference to the drawings. Fig.1 shows the structure of a clock synchronization circuit according to a first embodiment of the present invention. Referring to Fig.1, the clock synchronization circuit of the present embodiment includes a clock buffer circuit (CLKB) 101 which receives complementary clock signals (CLK and /CLK), supplied  
15 from outside the clock synchronization circuit in a differential mode, and outputs an internal clock signal (ICLK), a replica circuit (REP) 102 which receives the internal clock signal (ICLK), a phase selection circuit (PHR) 103 which receives the internal clock signal (ICLK) and outputs first and second control signals (PHA and PHB) for controlling the phase  
20 selection. The clock synchronization circuit also includes a control circuit (CSA) 104, a control circuit (CSB) 105, a delay circuit string of the BDD configuration (BDDA) 106, a delay circuit string of the configuration (BDDDB) 107, a multiplexer (MUX) 108, and an output circuit (output buffer circuit) (DOB) 109. Additionally, the clock  
25 synchronization circuit includes a pre-delay circuit (PREA) 110, a pre-

delay circuit (PREB) 111, a post-delay circuit (POSTA) 112, a post-delay circuit (POSTB) 113, and a delay time setting circuit (also termed a tap selection circuit) (PPDC) 114.

[0041]

5           In the present embodiment, the clock buffer circuit (CLKB) 101, replica circuit (REP) 102, phase selection circuit (PHR) 103, control circuit (CSA) 104, control circuit (CSB) 105, delay circuit string (BDDA) 106, delay circuit string (BDDB) 107, multiplexer (MUX) 108 and the output circuit (output buffer circuit) (DOB) 109 are the same in  
10 configuration as the clock buffer circuit (CLKB) 401, replica circuit (REP) 402, phase selection circuit (PHR) 403, control circuit (CSA) 404, control circuit (CSB) 405, delay circuit string (BDDA) 406, delay circuit string (BDDB) 407, multiplexer (MUX) 408 and the output circuit (output buffer circuit) (DOB) 409 of Fig.9A, respectively.

15 [0042]

The phase selection circuit (PHR) 103 receives the internal clock signal (ICLK) from the clock buffer 101 to output first and second control signals for phase selection (PHA and PHB) alternately switched between activation and deactivation every cycle of the internal clock  
20 signal (ICLK). The control circuit (CSA) 104 receives the internal clocks (ICLK) from the clock buffer 101, an output signal (STIA) of the pre-delay circuit (PREA) 110 and the first control signal (PHA) to send the output signal (STIA) of the pre-delay circuit (PREA) 110 to the input terminal of the delay circuit string (BDDA) 106 as well as to output the  
25 turn control signal (AFWD/ABWD) based on the internal clock signal

(ICLK) from the clock buffer 101. The control circuit (CSB) 105 receives the internal clock signal (ICLK) from the clock buffer 101, an output signal (STIB) from the pre-delay circuit 111 and the second control signal (PHB) to supply the output signal (STIB) of the pre-delay circuit (PREB) 111 to the input terminal of the delay circuit string (BDDDB) 107, as well as to output the turn control signal BFWD/BBWD based on the internal clock signal (ICLK) from the clock buffer 101, when the second control signal (PHB) is activated. It is noted that the clock signal fed to the clock buffer (CLKB) 101 is not limited to the differential mode but may also be of a single-end configuration.

[0043]

The pre-delay circuit (PREA) 110, post-delay circuit (POSTB) 111, post-delay circuit (POSTA) 112 and the post-delay circuit (POSTB) 113 are tap switching type variable delay circuits, such that, by switching the tap selection signals TS0 to TSm, the delay time can be changed step-wise.

[0044]

The tap selection circuit (PPDC) 114 is a delay time setting circuit for variably setting the delay time tPPD of the pre-delay circuit (PREA) 110 (pre-delay circuit (PREB) 111), and the post-delay circuit (POSTA) 112 (post-delay circuit (POSTB) 113), and changes over the tap selection signals TS0 to TSm for satisfying the following relation(inequalities):

$$tBDDmin < n \cdot tCK - (tPPD + tREP) < tCK$$

in accordance with the period  $t_{CK}$  of the external clock (CLK) and the delay time  $t_{REP}$  of the replica circuit (REP) 102.

[0045]

It should be noted that  $n$  is an integer not less than 2, specifying the lock mode, and  $t_{BDDmin}$  is the smallest delay time (smallest delay time as from the inputting until the turning around) for which the delay circuit string (BDDA) 106 and the delay circuit string (BDDb) 107 of the BDD configuration operate as normally.

[0046]

Fig.2 shows an illustrative structure of the pre-delay circuits (PREA, PREB) 110, 111 and the post-delay circuits (POSTA, POSTB) 112, 113. A number of delay elements  $200_1$  to  $200_m$  are connected in series, via a data selection circuit, composed of two transfer gates and an inverter, to form a variable delay line. This delay circuit includes an input terminal (IN), an output terminal (OUT), a plural number of control signal input terminals (TS0 to TS $_m$ ) for receiving a plural number of tap selection signals, a first stage data selection circuit which comprises a first transfer gate composed of an NMOS transistor  $201_m$  and a PMOS transistor  $202_m$ , a second transfer gate composed of an NMOS transistor  $203_m$  and a PMOS transistor  $204_m$  and an inverter  $205_m$  for selecting the clock signals input from the input terminal (IN) or the signal of the fixed logic value (VDD power supply potential), depending on the value of the associated first tap selection signal TS $_m$ , and a plural number of the unit delay circuits connected in cascade connection and arranged downstream of the first stage data selection circuit.

The unit delay circuit includes a delay element 200<sub>k</sub> ( $k = 0$  to  $m-1$ ), receiving the output of the data selection circuit of the preceding stage, and a data selection circuit for selecting one of the clock signal, supplied from the input terminal (IN), and the output of the delay elements 200<sub>k</sub>, based on the value of the associated tap selection signal TSk. The data selection circuit is made up by a first transfer gate composed of an NMOS transistor 201<sub>k</sub> and a PMOS transistor 202<sub>k</sub>, a second transfer gate composed of an NMOS transistor 203<sub>k</sub> and a PMOS transistor 204<sub>k</sub> and an inverter 205<sub>k</sub>. One of the tap selection signals TS0 to TSm is set to a HIGH level for programmably setting the delay time which is associated with the position of the data selection circuit selected by the associated tap.

[0047]

For example, if the tap selection signal TS1 is selected (HIGH level), with the other tap selection signals being all not selected (LOW level), the signal is presented at the output terminal (OUT) by being supplied to the input terminal (IN) and transmitted through the transfer gate of the data selection circuit associated with the tap selection circuit TS1 (made up by the NMOS transistor 203<sub>1</sub> and the PMOS transistor 204<sub>1</sub>), the delay element 200<sub>1</sub> and the transfer gate of the data selection circuit (made up by the NMOS transistor 201<sub>0</sub> and the PMOS transistor 202<sub>0</sub>).

[0048]

Thus, by switching the tap selection signal TSk ( $0 \leq k \leq m$ ), the delay time tPPD from the input terminal (IN) up to the output

terminal (OUT) may be adjusted step-wise, with the delay time of one delay element  $200_k$  ( $k = 1 \sim m$ ) and one stage of the transfer gate, referred to below as [tDE], as a unit.

[0049]

5            Fig.3 shows an example of a circuit configuration of the delay time setting circuit (PPDC) 114 of Fig.1 when the lock mode  $n$  is set to 2. Referring to Fig.3, the delay time setting circuit includes a clock buffer 301, a divide-by-4 frequency dividing circuit (DIV4) 302, a delay replica 303, and an delay adding circuit 304. An output of the delay adding  
10 circuit 304 is fed to a delay element  $305_1$ , while an output D1 of a transfer gate  $306_1$ , having an output of the delay element  $305_1$  as input, is fed to the data input terminal of a flip-flop having a resetting function  $308_0$ . An output of an inverter 307, which receives an output of the divide-by-4 frequency dividing circuit (DIV4) 302 as an input, is fed to  
15 clock input terminals (indicated by ">") of flip-flops  $308_0$  to  $308_{m-1}$ . A data output terminal of the flip-flop  $308_0$  is connected to an input terminal of an inverter 309. A tap selection signal TS0 is output from the output terminal of the inverter 309. An output D1 of the transfer gate  $306_1$  is supplied to the data input terminal of flip-flop having a  
20 resetting function  $308_1$  via a delay element  $305_2$  and a transfer gate  $306_2$ . A data output terminal of the flip-flop  $308_1$  and a data output terminal of the flip-flop  $308_0$  are connected to two input terminals of an exclusive OR (EXOR) circuit  $310_1$ , and a tap selection signal TS1 is output from the output terminal of the exclusive OR (EXOR) circuit  $310_1$ . In  
25 similar manner, an output Dm of the transfer gate  $306_{m-1}$  is fed to a delay

element  $305_m$  and to a data input terminal of the flip-flop  $308_{m-1}$ . An output of a data output terminal of the flip-flop  $308_{m-1}$  and an output of a data input terminal of the flip-flop  $308_{m-2}$  are fed to two input terminals of an exclusive OR (EXOR) circuit  $310_{m-1}$ . A tap selection signal TSm-1 is output from an output terminal of the exclusive OR (EXOR) circuit  $310_{m-1}$ , while a tap selection signal TSm is output from a data output terminal of the flip-flop  $308_{m-1}$ .

[0050]

The divide-by-4 frequency dividing circuit (DIV4) 302 frequency-divides the output of the clock buffer 301 by four to generate the time  $2t_{CK}$  ( $n = 2$ ) contained in the above formula (13).

[0051]

The replica circuit (REP) 303 is the same as the replica circuit (REP) 102 of Fig.1.

15 [0052]

The delay adding circuit (ADD) 304 is a fixed delay circuit, as will be explained in detail subsequently. By setting the delay time  $t_{ADD}$  to a preset range, the tap selection signals TS0 to TSm are controlled so that the above relationship (13) will be met at all times to select the taps of the pre-delay circuits (PREA and PREB) 110, 111 and the post-delay circuits (POSTA and POSTB) 112, 113.

[0053]

The delay elements  $305_1$  to  $305_m$  are interconnected in series, with interposition of the transfer gates  $306_1$  to  $306_{m-1}$  to form a delay line.

25 The delay time of each delay element and that of each transfer gate are



coincident with the delay time of the delay element 201 and that of the transfer gate, contained in the pre-delay circuits (PREA, and PREB) and the post-delay circuits, shown in Fig.2, respectively.

[0054]

5           The flip-flops  $308_0$  to  $308_{m-2}$  and the exclusive OR (EXOR) circuits  $310_1$  to  $310_{m-1}$  detect the position of a rising edge of a clock frequency-divided by four (ICLKDIV4), propagated on the above delay line, by the replica delay REP and the delay adding circuit (ADD) 304.

[0055]

10           The flip-flops  $308_0$  to  $308_{m-1}$ , having clock terminals for receiving a signal, output from the inverter 307 by complementing the frequency-divided by four clock signal(ICLKDIV4) output from the divide-by-4 frequency dividing circuit (DIV4) 302, sample levels of nodes D1 to Dm, at a falling edge of the frequency-divided by four clock  
15   signal(ICLKDIV4). The exclusive OR (EXOR) circuits  $310_1$  to  $310_{m-1}$ , receiving sampled outputs of two neighboring flip-flop, compare the levels of two neighboring nodes Dk and Dk+1 to detect the position of the rising edge (k for which Dk = HIGH and Dk+1 is LOW) to select the associated tap selection signal TSK (HIGH level).

20   [0056]

The operation of the clock synchronization circuit of the present embodiment is now explained. Fig.4 is a timing diagram for explaining the operation of the delay time setting circuit (PPDC) 114 (also termed a [tap selection circuit]). Referring to Figs.3 and 4, the operation of the  
25   delay time setting circuit 114 is explained.

[0057]

The frequency-divided by four clock signal (ICLKDIV4) is output from the divide-by-4 frequency dividing circuit (DIV4). If attention is directed to the rising edge thereof, indicated by upwardly pointed arrows, the signal edge is first delayed by  $t_{REP}$  by a replica circuit (REP) 303 (ICLKDIV4), then delayed by  $t_{ADD}$  by the delay adding circuit (ADD) 304 and further delayed by delay time  $t_{DE}$  of the delay element 305 and the transfer gate 306 for each stage on the delay line (D1, D2, D3, ...).

10 [0058]

If levels of the nodes D1, D2, D3, ... are sampled by the flip-flops 308<sub>0</sub>, 308<sub>1</sub>, 308<sub>2</sub>, ... with falling edge of the frequency-divided by four clock signal (ICLKDIV4) (indicated by a downwardly pointed arrow), the output of the flip-flop 308, in the embodiment shown in Fig.4, is at a HIGH level, while the outputs of the flip-flops 308<sub>1</sub>, 308<sub>2</sub>, 308<sub>3</sub>, ... are at a LOW level.

[0059]

If then the outputs of the neighboring flip-flops 308 are ORed, only the tap selection signal TS1 is at HIGH level (selected), with the other tap selection signals being all zero (not-selected).

[0060]

In this manner, the position of the edge proceeding on the delay line (the number of stages the edge has passed through) can be detected.

[0061]

25 It may be seen from the timing shown in Fig.4 that the following

relationship generally holds:

[0062]

$$t_{REP} + t_{ADD} + k t_{DE} + \Delta t = n t_{CK}$$

...(14)

5 [0063]

where  $k$  denotes a position of the detected edge corresponding to  $0 \leq k \leq m$  and  $k=1$  in the case of Fig.4.

[0064]

In the above equation,  $\Delta t$  is a detection error brought about by the delay on the delay line occurring stepwise. From Fig.4, obviously  $0 \leq \Delta t \leq t_{DE}$ .

[0065]

The delay elements of the pre-delay circuits (PREA and PREB) 110 and 111 and the post-delay circuits (POSTA and POSTB) 112 and 113 are matched to the delay elements making up the delay line of delay time setting circuit (PPDC), also termed a tap selection circuit. The delay time per stage is equal to the above  $t_{DE}$ .

[0066]

Thus, if the tap selection signal  $TS_k$  has been selected, the delay time  $t_{PPD}$  of the pre-delay and the post-delay, included in the above equation (1), is

$$K \times t_{DE}$$

...(15).

[0067]

25 By solving the above equation (14) for  $k \times t_{DE}$ , and substituting

the result into  $t_{PPD}$  of the inequalities (13), we have the following formula (inequalities) (16):

[0068]

$$t_{BDDmin} < t_{ADD} + \Delta t < t_{CK}$$

5

...(16)

[0069]

If  $0 \leq \Delta t \leq t_{DE}$  is taken into consideration, it is sufficient that, for satisfying the above formula (16), the following formula(inequalities) (17) holds:

10 [0070]

$$t_{BDDmin} < t_{ADD} < t_{CK} - t_{DE}$$

...(17)

[0071]

That is, the tap satisfying the above equation (13) at all times can  
15 be selected by setting the delay time  $t_{ADD}$  of the delay adding circuit  
304 so that the relation specified by the above inequalities (17) is met.

[0072]

Fig.5 is a timing diagram for illustrating the overall operation of  
a clock synchronization data outputting circuit of the present  
20 embodiment (data outputting circuit of the semiconductor storage  
device). Referring to Fig.5, the overall operation of the clock  
synchronization data outputting circuit of the present embodiment will  
be described. In the following description, it is assumed that the lock  
mode  $n$  is 2 for simplicity. It is also assumed that an appropriate tap  
25 satisfying the above formula (13) has already been selected in

accordance with the above explanation.

[0073]

If, in Fig.5, attention is directed to the operation of the phase A, the rising edge (R0) of the external clock signal (CLK) is supplied to the  
5 delay circuit string (BDDA) 106 through the clock buffer 101, replica (REP) 102 and the pre-delay (PREA) 110 of Fig.1.

[0074]

The clock edge proceeding on the delay circuit string (BDDA) 106 towards right has its proceeding direction reversed by the turn  
10 control signal AFWD/ABWD, generated from the rising edge (R2) of the external clock signal (CLK), to proceed towards left to present itself at an output (BOA) of the delay circuit string (BDDA) 106.

[0075]

It is a basic characteristic of the delay circuit string of the BDD  
15 configuration that the time as from entering to the delay circuit strings 106 and 107 until turning around is equal to the time as from the turning around until outputting (indicated [tBDD] in Fig.5). This is the same operation as that of the conventional BDD circuit shown for example in Fig.9.

20 [0076]

The edge output from the delay circuit string (BDDA) 106 reaches the output buffer (DOB) 109 through the post-delay circuit (POSTA) 112 and the multiplexer (MUX) 108 so that data is output at the data output terminal (DQ).

25 [0077]

The delay time from the rising edge (R2) of the external clock signal (CLK) until data outputting at the data output terminal (DQ) may be calculated to be equal to

$$T1 + t_{BDD} + t_{PPD} + t2$$

5 ... (18).

[0078]

As for the time as from the clock edge (R0) until turning around in the delay circuit string (BDDA) 106, we have the following equation:

$$t1 + (t1+t2) + t_{PPD} + t_{BDD} = 2 t_{CK} + t1$$

10 ... (19)

[0079]

From the above equation, the following equation

$$t1 + t_{BDD} + t_{PPD} + t2 = 2 t_{CK}$$

... (20)

15 is derived so that the data outputting from the data output terminal (DQ) occurs in synchronism with the timing of the rising edge (R4) of the external clock signal (CLK).

[0080]

In order for the above operation to take place as normally, the  
20 delay  $t_{BDD}$  of the delay circuit string of the BDD configuration needs to be within a preset range, the lower limit thereof being the minimum delay time  $t_{BDDmin}$  as determined by circuit characteristics of the delay circuit string of the BDD configuration (usually on the order of 0.3 ns to 0.5 ns).

25 [0081]

The upper limit of the above preset range is  $t_{CK}$  or the maximum delay time  $t_{BDDmax}$ , as determined by the number of stages of the BDD delay circuit string, whichever is smaller.

[0082]

- 5           The reason the upper limit of the above range is controlled by  $t_{CK}$  is that, if, as may be seen from Fig.5,

$$t_{BDD} > t_{CK}$$

...(21)

- the two consecutive delay circuit string operations, such as edges R2 and  
10   R4, are overlapped, that is that, in the BDD delay circuit string, before the turned edge is output from the delay circuit string, the edge next to the turned edge in the BDD delay circuit string reaches the input of the delay circuit string.

[0083]

- 15           If the fact that

$$t_{BDD} = 2t_{CK} - (t_{PPD} + t_1 + t_2)$$

...(22)

- and that the delay REP of the replica 102 is such that  $t_{REP} = t_1 + t_2$ , is taken into account, the above-mentioned condition pertinent to the upper  
20   and lower limits of  $t_{BDD}$  are met by the condition of the above equation (13) (insofar as the case of  $t_{CK} < t_{BDDmax}$  is concerned).

[0084]

- Although the foregoing is concerned with the operation of the phase A, the operation of the phase B is the same, such that a clock  
25   synchronization circuit may be realized in which, by carrying out the

two operations alternately from one cycle to the next, data is output in synchronism with the totality of the rising edges of the clocks on the whole.

[0085]

5           With the present embodiment, described above, a clock synchronization circuit may be realized which is actuated in the lock mode  $n$  ( $n$  being an integer not less than two), so that the lower limit  $t_{CKmin}$  of the clock period that enables the circuit operation may be lower than in a clock synchronization circuit having the conventional

10   delay circuit string of the BDD configuration.

[0086]

That is, referring to the above equation (13), the lower limit of the clock period  $t_{CKmin}$  is determined by the condition:

$$t_{BDDmin} < n \cdot t_{CK} - (t_{PDD} + t_{REP})$$

15  $\cdots(23).$

[0087]

It is noted that, by selecting the tap selection signal TS0 to a HIGH level, the delay time  $t_{PPD}$  of the pre-delay circuits 110 and 111 and the post-delay circuits 112 and 113 may be reduced to the delay time of one transfer gate stage of the pre-delay circuits 110 and 111 and the post-delay circuits 112 and 113 (see Fig.2). Thus, by assuming this delay time to be negligible, and by rewriting the above equation (23) into the form of a condition for the clock period  $t_{CK}$ , we have the following relation (inequality) (24):

25  $t_{CK} > (t_{BDDmin} + t_{REP})/n$



$$\dots(24)$$

[0088]

It is seen from the above formula (24) that, by increasing the lock mode  $n$ , the lower limit  $t_{CKmin}$  is lowered in inverse proportion to the value of the lock mode  $n$ . Meanwhile, the conventional delay circuit string of the BBD configuration corresponds to the case of  $n=1$ .

[0089]

In addition, the present embodiment has an advantage that the circuit area and power dissipation may be reduced as compared to those in the delay circuit string of the BBD configuration of the four-phase driving system shown in Fig.10 (corresponding to the case of the lock mode  $n=2$ ). One reason for this is that, in the present embodiment, the number of the phases of the delay circuit string of the BBD configuration may be two which is halved as compared to that in the configuration shown in Fig.10. Another reason is that the circuit scale per one phase necessary for implementing the same  $t_{CKmin}$  may be smaller.

[0090]

The latter reason is scrutinized in more detail. In the delay circuit string of the BBD configuration of the four-phase driving system shown in Fig.10, the totality of the delay from the output of the replica 502 to the multiplexer 512 is taken charge of by the BDD delay circuit string, whereas, in the embodiment of the present invention, shown in Fig.1, a significant proportion of the delay is taken charge of by the pre-delay circuits 110 and 111 and by the post-delay circuits 112 and 113. It should be noted that the circuit area necessary for realizing the same

delay time may be smaller in the pre-delay circuits 110 and 111 and the post-delay circuits 112 and 113 shown in Fig.2 than in the delay circuit string of the BDD configuration. The reason is that the pre-delay circuits 110 and 111 and by the post-delay circuits 112 and 113 may be simpler than the delay circuit string of the BDD configuration in the circuit configuration per one stage of the delay elements, and that, since the delay time  $t_{DE}$  per stage may be set to a larger value to decrease the number of stages and hence the circuit scale of the delay line in its entirety may be smaller than in the BDD.

10 [0091]

How large may be the setting value for the delay time  $t_{DE}$  per stage depends on the value of  $t_{CKmin}$  to be achieved and the minimum delay time  $t_{BDDmin}$  of the BDD delay circuit string (typically 0.3 ns to 0.5 ns).

15 [0092]

For example, if

$t_{CKmin} = 3 \text{ ns}$ ,

$t_{BDDmin} = 0.5 \text{ ns}$  and

$t_{ADD} = 1 \text{ ns}$ ,

20 the condition of the formula (17) may be met if  $t_{DE} < 1 \text{ ns}$ , even if the variations of  $t_{BDDmin}$  and  $t_{ADD}$  are varied up to  $\pm 50\%$  depending on the process conditions, power supply voltage or temperature. Thus, it may be seen that  $t_{DE}$  may be set to a value larger than the typical delay time per stage of the BDD delay circuit string (which is on the order of 0.5 ns).

25

[0093]

A another embodiment of the present invention is now explained.  
The basic configuration of the second embodiment of the present invention is similar to that of the previous embodiment, described with  
5 reference to Fig.1. However, the configuration of the delay time setting circuit (PPDC) 114, also termed a tap selection circuit, is further modified for improving jitter characteristics in an area of a longer clock period ( $t_{CK}$ ) and for reducing the current consumption.

[0094]

10 Fig.6 shows the circuit configuration of the tap selection circuit 114 in accordance with the second embodiment of the present invention. In Fig.6, a lock mode decision circuit (LMD) 320 and a tap selection signal resetting circuit (TSR) 313 for resetting the tap selection signals (TS0 to TS<sub>m</sub>), made up by a NAND gate 601 and an inverter 602, are  
15 provided in addition to the structure shown in Fig.3.

[0095]

The lock mode decision circuit (LMD) 320 is made up by a divide-by-2 frequency dividing circuit (DIV2) 321, receiving an output of the buffer circuit 301 as input, a second delay adding circuit (ADD2)  
20 322 and a flip-flop 323, and performs the operation of switching the lock mode  $n$  to  $n=1$  or  $n=2$  depending on the frequency of the external clock signal (CLK). In Fig.6, the elements which are the same as those of the tap selection circuit (PPDC) 114 shown in Fig.3 are indicated by the same reference numerals. The structure and the operation of the  
25 present embodiment are the same as those of the embodiment shown in

Fig.3 except the lock mode decision circuit (LMD) 320 and the tap selection signal resetting circuit (TSR) 313 for resetting the tap selection signal (TS0 to TS<sub>m</sub>).

[0096]

Fig.7 illustrates the operation of the tap selection (PPDC) circuit 114 shown in Fig.6. Fig.7 shows a timing chart in case the period  $t_{CK}$  of the external clock signal (CLK) is relatively short and the lock mode  $n = 2$  is selected. A signal (ICLKDIV4AD) obtained on delaying the output signal (ICLKDIV4D) of the replica (REP) 303 by the second delay adding circuit (ADD2) 322 by adding a delay of  $t_{ADD2}$  is fed to the data input terminal of the flip-flop 323. If the signal (ICLKDIV4AD) is sampled by a falling edge of the output (ICLKDIV2) of the divide-by-2 frequency dividing circuit (DIV4) 321,

$$t_{CK} < t_{REP} + t_{ADD2}$$

15 ...(25)

so that the output (LM2) is at a HIGH level.

[0097]

By so doing, the tap selection signals TS0 to TS<sub>m</sub> are in the identical state as TS0 to TS<sub>m</sub> in the above-described embodiment shown in Fig.3 and performs the operation of the lock mode  $n = 2$ .

[0098]

Fig.8 depicts a timing chart for illustrating the operation in case the period  $t_{CK}$  of the external clock signal (CLK) is longer and the lock mode  $n = 1$  is selected.

25 [0099]

Since

$$t_{CK} > t_{REP} + t_{ADD2}$$

...(26),

as shown in Fig.8, if the output (ICLKDIV4AD) of the second delay  
 5 adding circuit (ADD2) 322 is sampled with the falling edge of the output  
 (ICLKDIV2) of the divide-by-2 frequency dividing circuit (DIV4) 321,  
 an output (LM2) of the flip-flop 323 is at the LOW level.

[0100]

Consequently, the tap selection signals (TS0 to TS<sub>m</sub>) are fixed in  
 10 the TS0 selecting state (the state in which only the tap selection signal  
 TS0 is at the HIGH level, with the remaining signals being all at the  
 LOW level), without dependency on the outputs of the flip-flops 3080 to  
 308<sub>m</sub>-1.

[0101]

15 The result is that the number of delay stages of the pre-delay  
 circuits 110 and 111 and the post-delay circuits 112 and 113 is 0  
 (meaning that the delay is that for one transfer gate stage shown in  
 Fig.2), and hence the operation for the lock mode of  $n = 1$  is performed,  
 as in the case of the conventional circuit shown in Fig.9.

20 [0102]

Meanwhile, as may be apparent from the foregoing description,  
 the clock period  $t_{CK}$  of the switching between the lock mode  $n=1$  and the  
 lock mode  $n=2$  is

$$t_{REP} + t_{ADD2}$$

25

...(27)



[0106]

It is noted that the delay time of the path from the clock buffer 101 through the replica 102, delay circuit strings of the BDD configuration 106, 107 and the multiplexer 108 to a data output at the data output terminal (DQ) is  $2t_{CK}$  and  $4t_{CK}$  for the lock mode  $n=1$  and the lock mode  $n=2$ , respectively.

[0107]

Thus, if comparison is made for the same clock period  $t_{CK}$  (provided that the clock period  $t_{CK}$  allows for the operation with the lock mode  $n=1$ ), the jitter is smaller in case  $n=1$ .

[0108]

As for the power dissipation, it is increased approximately in proportion to the number of stages of the delay line in its entirety, if comparison is made for the same clock period  $t_{CK}$ . Consequently, the power consumption is more favorable in case  $n=1$ .

[0109]

The present invention may be applied with advantage to for example a DDR-SDRAM. However, the present invention may of course be applied to any optional clock synchronization circuit adapted for generating and outputting signals synchronized with an external clock. Although the present invention has been explained with reference to the embodiments illustrated, the present invention is not limited to these specified embodiments and, as may be apparent to those skilled in the art, various modification or corrections may be envisaged without departing from the scope and the purport of the invention as

defined in the appended claims.

[0110]

The meritorious effects of the present invention are summarized as follows.

5        According to the present invention, described above, which realizes the clock synchronization circuit operating with the clock mode  $n$ , where  $n$  is an integer not less than 2, the lower limit  $t_{CKmin}$  of the clock periods that permits the operation may be lowered with advantage as compared to the conventional delay circuit string of the BDD  
10 configuration.

[0111]

Moreover, according to the present invention, the circuit area and the power consumption can be reduced with advantage as compared to the conventional delay circuit string of the BDD configuration of the  
15 four-phase driving system (corresponding to the lock mode of  $n=2$ ). The reason is that the number of phases of the delay circuit string of the BDD configuration equal to one-half that of the conventional delay circuit string, that is two, suffices, and that a circuit scale per phase necessary for realizing the same maximum cycle time  $t_{CKmax}$  may be  
20 smaller.

[0112]

The present invention also has a merit that, in a range of the clock period ( $t_{CK}$ ) for which the operation with the lock mode  $n=1$  is possible, the operation is automatically switched to the operation with  
25 the lock mode  $n=1$ , whereby the jitter and the power consumption may be



diminished.

It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith.

Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned.